## REMARKS

After entry of this amendment, claims 35-67 are pending. Claims 1-34 have been cancelled. Accordingly, the rejections of claims 1-34 in the present Office Action under the judicially created doctrine of obviousness type double patenting over copending application Serial No. 10/008,270 ("copending application"), 35 U.S.C. § 101, 35 U.S.C. § 112, second paragraph, 35 U.S.C. § 102(b) over Feinberg et al., U.S. Patent No. 5,910,903 ("Feinberg"), and 35 U.S.C. § 103(a) over Feinberg in view of Sano et al., U.S. Patent No. 5,991,533 ("Sano") are moot.

Applicants respectfully submit that new claims 35-67 are in condition for allowance. Applicants respectfully submit that each of new claims 35-67 recite combinations of features not taught or suggested in Feinberg, nor Feinberg in view of Sano. For example, claim 35 recites a combination of features including: "wherein a first node of the plurality of nodes is assigned a first electronic component of the plurality of electronic components for the distributed simulation, and wherein the first node comprises the first electronic component implemented in hardware circuitry, and wherein the first node further comprises code to interface to the hardware circuitry to provide input signal values received from other nodes of the plurality of nodes to the hardware circuitry and to capture output signal values driven by the hardware circuitry to provide the output signal values to other nodes of the plurality of nodes". Claims 47 and 60 recite similar features.

Feinberg teaches various types of simulation entities, including a tank, a cockpit simulator, a software model of a missile, and a software model of a radar system (Feinberg, col. 2, lines 1-18). None of these simulation entities teaches or suggests "the first node comprises the <u>first electronic component implemented in hardware circuitry</u>" as recited in claim 35. Furthermore, none of these simulation entities and their corresponding simulation system support components teach or suggest "the first node further comprises code to interface to the hardware circuitry to provide input signal values received from other nodes of the plurality of nodes to the hardware circuitry and to capture output signal values driven by the hardware circuitry to provide the output signal

values to other nodes of the plurality of nodes". Sano appears to teach a verification support system that simulates a CPU or PLC system entirely in software. Thus, nothing in Sano teaches or suggests the first electronic component as recited above.

Furthermore, Applicants respectfully submit that the above highlighted features obviate the obviousness-type double patenting issue with respect to the copending application and illustrate that claims 35-67 meet the requirements of 35 U.S.C. § 101 (that is, claims 35-67 recite that at least one of the nodes includes hardware circuitry that implements the component assigned to that node for the simulation). Applicants also note that claims 47-59 recite a computer readable medium.

Applicants respectfully submit that new claims 35-67 meet the requirements of 35 U.S.C. § 112, second paragraph. Applicants have eliminated references to Superlog in the new claims, using instead language describing Superlog from the specification (e.g. see page 11, lines 15-17 of the specification). Applicants have also eliminated references to Java in the new claims, using the Examiner's suggested phrase of a portable, object-oriented language (inherent in the definition of Java). Applicants have also clarified references to the hardware circuit implementation of a component of the system under test and the emulator.

## **CONCLUSION**

Applicants respectfully submit that the application is in condition for allowance, and an early notice to that effect is requested.

If any extensions of time (under 37 C.F.R. § 1.136) are necessary to prevent the above referenced application(s) from becoming abandoned, Applicant(s) hereby petition for such extensions. If any fees are due, the Commissioner is authorized to charge said fees to Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C. Deposit Account No. 501505/5181-96400/LJM.

Also enclosed herewith are the following items:

Return	Receipt	Postcard
--------	---------	----------

Petition for Extension of Time

Request for Approval of Drawing Changes

☐ Notice of Change of Address

Please debit the above deposit account in the amount of \$180 for fees (\$180 IDS fee).

Other: IDS

Respectfully submitted,

Lawrence J. Merkel Reg. No. 41,191

AGENT FOR APPLICANT(S)

Meyertons, Hood, Kivlin, Kowert, & Goetzel, P.C.

P.O. Box 398

Austin, TX 78767-0398 Phone: (512) 853-8800

Date: 5//3/05